mirror of
https://github.com/armbian/build
synced 2025-09-24 19:47:06 +07:00
114 lines
3.1 KiB
Diff
114 lines
3.1 KiB
Diff
From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
|
|
From: SuperKali <hello@superkali.me>
|
|
Date: Sat, 10 May 2025 12:39:25 +0000
|
|
Subject: Add Youyeetoo R1 config and dtsi on uboot
|
|
|
|
Signed-off-by: SuperKali <hello@superkali.me>
|
|
---
|
|
arch/arm/dts/rk3588s-youyeetoo-r1.dtsi | 3 +
|
|
configs/youyeetoo-r1-rk3588s_defconfig | 84 ++++++++++
|
|
2 files changed, 87 insertions(+)
|
|
|
|
diff --git a/arch/arm/dts/rk3588s-youyeetoo-r1.dtsi b/arch/arm/dts/rk3588s-youyeetoo-r1.dtsi
|
|
new file mode 100644
|
|
index 000000000000..111111111111
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/rk3588s-youyeetoo-r1.dtsi
|
|
@@ -0,0 +1,3 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+
|
|
+#include "rk3588s-u-boot.dtsi"
|
|
diff --git a/configs/youyeetoo-r1-rk3588s_defconfig b/configs/youyeetoo-r1-rk3588s_defconfig
|
|
new file mode 100644
|
|
index 000000000000..111111111111
|
|
--- /dev/null
|
|
+++ b/configs/youyeetoo-r1-rk3588s_defconfig
|
|
@@ -0,0 +1,84 @@
|
|
+CONFIG_ARM=y
|
|
+CONFIG_SKIP_LOWLEVEL_INIT=y
|
|
+CONFIG_COUNTER_FREQUENCY=24000000
|
|
+CONFIG_ARCH_ROCKCHIP=y
|
|
+CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3588s-youyeetoo-r1"
|
|
+CONFIG_ROCKCHIP_RK3588=y
|
|
+CONFIG_SPL_SERIAL=y
|
|
+CONFIG_TARGET_EVB_RK3588=y
|
|
+CONFIG_SYS_LOAD_ADDR=0xc00800
|
|
+CONFIG_DEBUG_UART_BASE=0xFEB50000
|
|
+CONFIG_DEBUG_UART_CLOCK=24000000
|
|
+CONFIG_PCI=y
|
|
+CONFIG_DEBUG_UART=y
|
|
+CONFIG_AHCI=y
|
|
+CONFIG_FIT=y
|
|
+CONFIG_FIT_VERBOSE=y
|
|
+CONFIG_SPL_FIT_SIGNATURE=y
|
|
+CONFIG_SPL_LOAD_FIT=y
|
|
+CONFIG_LEGACY_IMAGE_FORMAT=y
|
|
+CONFIG_DEFAULT_FDT_FILE="rockchip/rk3588s-youyeetoo-r1.dtb"
|
|
+# CONFIG_DISPLAY_CPUINFO is not set
|
|
+CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
+CONFIG_SPL_MAX_SIZE=0x40000
|
|
+CONFIG_SPL_PAD_TO=0x7f8000
|
|
+# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
|
|
+CONFIG_SPL_ATF=y
|
|
+CONFIG_FASTBOOT_BUF_ADDR=0xc00800
|
|
+CONFIG_FASTBOOT_BUF_SIZE=0x04000000
|
|
+CONFIG_CMD_GPIO=y
|
|
+CONFIG_CMD_GPT=y
|
|
+CONFIG_CMD_I2C=y
|
|
+CONFIG_CMD_MMC=y
|
|
+CONFIG_CMD_PCI=y
|
|
+CONFIG_CMD_USB=y
|
|
+CONFIG_CMD_ROCKUSB=y
|
|
+# CONFIG_CMD_SETEXPR is not set
|
|
+CONFIG_CMD_REGULATOR=y
|
|
+# CONFIG_SPL_DOS_PARTITION is not set
|
|
+CONFIG_SPL_OF_CONTROL=y
|
|
+CONFIG_OF_LIVE=y
|
|
+CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
|
|
+CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
+CONFIG_SPL_REGMAP=y
|
|
+CONFIG_SPL_SYSCON=y
|
|
+CONFIG_AHCI_PCI=y
|
|
+CONFIG_DWC_AHCI=y
|
|
+CONFIG_SPL_CLK=y
|
|
+CONFIG_ROCKCHIP_GPIO=y
|
|
+CONFIG_SYS_I2C_ROCKCHIP=y
|
|
+CONFIG_MISC=y
|
|
+CONFIG_SUPPORT_EMMC_RPMB=y
|
|
+CONFIG_MMC_DW=y
|
|
+CONFIG_MMC_DW_ROCKCHIP=y
|
|
+CONFIG_MMC_SDHCI=y
|
|
+CONFIG_MMC_SDHCI_SDMA=y
|
|
+CONFIG_MMC_SDHCI_ROCKCHIP=y
|
|
+CONFIG_PHY_MOTORCOMM=y
|
|
+CONFIG_DWC_ETH_QOS=y
|
|
+CONFIG_DWC_ETH_QOS_ROCKCHIP=y
|
|
+CONFIG_NVME_PCI=y
|
|
+CONFIG_PCIE_DW_ROCKCHIP=y
|
|
+CONFIG_PHY_ROCKCHIP_INNO_USB2=y
|
|
+CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
|
|
+CONFIG_PHY_ROCKCHIP_USBDP=y
|
|
+CONFIG_SPL_PINCTRL=y
|
|
+CONFIG_PWM_ROCKCHIP=y
|
|
+CONFIG_SPL_RAM=y
|
|
+CONFIG_SCSI=y
|
|
+CONFIG_BAUDRATE=1500000
|
|
+CONFIG_DEBUG_UART_SHIFT=2
|
|
+CONFIG_SYS_NS16550_MEM32=y
|
|
+CONFIG_SYSRESET=y
|
|
+CONFIG_USB=y
|
|
+CONFIG_USB_XHCI_HCD=y
|
|
+CONFIG_USB_EHCI_HCD=y
|
|
+CONFIG_USB_EHCI_GENERIC=y
|
|
+CONFIG_USB_OHCI_HCD=y
|
|
+CONFIG_USB_OHCI_GENERIC=y
|
|
+CONFIG_USB_DWC3=y
|
|
+CONFIG_USB_DWC3_GENERIC=y
|
|
+CONFIG_USB_GADGET=y
|
|
+CONFIG_USB_GADGET_DOWNLOAD=y
|
|
+CONFIG_USB_FUNCTION_ROCKUSB=y
|
|
+CONFIG_ERRNO_STR=y
|
|
--
|
|
Armbian
|
|
|