mirror of
https://github.com/armbian/build
synced 2025-09-24 19:47:06 +07:00
186 lines
7.6 KiB
Diff
186 lines
7.6 KiB
Diff
From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
|
|
From: Marijn Suijten <marijn.suijten@somainline.org>
|
|
Date: Mon, 19 Jun 2023 22:23:05 +0200
|
|
Subject: drm/msm/dpu: Drop BIT(DPU_CTL_SPLIT_DISPLAY) from active-CTL hardware
|
|
|
|
This is now properly supported, and the bit is ignored on these
|
|
platforms.
|
|
|
|
Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org>
|
|
---
|
|
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h | 5 ++---
|
|
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h | 4 ++--
|
|
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h | 5 ++---
|
|
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h | 5 ++---
|
|
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h | 5 ++---
|
|
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h | 5 ++---
|
|
drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h | 5 ++---
|
|
7 files changed, 14 insertions(+), 20 deletions(-)
|
|
|
|
diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h
|
|
index 111111111111..222222222222 100644
|
|
--- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h
|
|
+++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h
|
|
@@ -38,17 +38,16 @@ static const struct dpu_mdp_cfg sm8150_mdp = {
|
|
},
|
|
};
|
|
|
|
-/* FIXME: get rid of DPU_CTL_SPLIT_DISPLAY in favour of proper ACTIVE_CTL support */
|
|
static const struct dpu_ctl_cfg sm8150_ctl[] = {
|
|
{
|
|
.name = "ctl_0", .id = CTL_0,
|
|
.base = 0x1000, .len = 0x1e0,
|
|
- .features = BIT(DPU_CTL_ACTIVE_CFG) | BIT(DPU_CTL_SPLIT_DISPLAY),
|
|
+ .features = BIT(DPU_CTL_ACTIVE_CFG),
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),
|
|
}, {
|
|
.name = "ctl_1", .id = CTL_1,
|
|
.base = 0x1200, .len = 0x1e0,
|
|
- .features = BIT(DPU_CTL_ACTIVE_CFG) | BIT(DPU_CTL_SPLIT_DISPLAY),
|
|
+ .features = BIT(DPU_CTL_ACTIVE_CFG),
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10),
|
|
}, {
|
|
.name = "ctl_2", .id = CTL_2,
|
|
diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h
|
|
index 111111111111..222222222222 100644
|
|
--- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h
|
|
+++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h
|
|
@@ -42,12 +42,12 @@ static const struct dpu_ctl_cfg sc8180x_ctl[] = {
|
|
{
|
|
.name = "ctl_0", .id = CTL_0,
|
|
.base = 0x1000, .len = 0x1e0,
|
|
- .features = BIT(DPU_CTL_ACTIVE_CFG) | BIT(DPU_CTL_SPLIT_DISPLAY),
|
|
+ .features = BIT(DPU_CTL_ACTIVE_CFG),
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),
|
|
}, {
|
|
.name = "ctl_1", .id = CTL_1,
|
|
.base = 0x1200, .len = 0x1e0,
|
|
- .features = BIT(DPU_CTL_ACTIVE_CFG) | BIT(DPU_CTL_SPLIT_DISPLAY),
|
|
+ .features = BIT(DPU_CTL_ACTIVE_CFG),
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10),
|
|
}, {
|
|
.name = "ctl_2", .id = CTL_2,
|
|
diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h
|
|
index 111111111111..222222222222 100644
|
|
--- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h
|
|
+++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h
|
|
@@ -36,17 +36,16 @@ static const struct dpu_mdp_cfg sm8250_mdp = {
|
|
},
|
|
};
|
|
|
|
-/* FIXME: get rid of DPU_CTL_SPLIT_DISPLAY in favour of proper ACTIVE_CTL support */
|
|
static const struct dpu_ctl_cfg sm8250_ctl[] = {
|
|
{
|
|
.name = "ctl_0", .id = CTL_0,
|
|
.base = 0x1000, .len = 0x1e0,
|
|
- .features = BIT(DPU_CTL_ACTIVE_CFG) | BIT(DPU_CTL_SPLIT_DISPLAY),
|
|
+ .features = BIT(DPU_CTL_ACTIVE_CFG),
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),
|
|
}, {
|
|
.name = "ctl_1", .id = CTL_1,
|
|
.base = 0x1200, .len = 0x1e0,
|
|
- .features = BIT(DPU_CTL_ACTIVE_CFG) | BIT(DPU_CTL_SPLIT_DISPLAY),
|
|
+ .features = BIT(DPU_CTL_ACTIVE_CFG),
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10),
|
|
}, {
|
|
.name = "ctl_2", .id = CTL_2,
|
|
diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h
|
|
index 111111111111..222222222222 100644
|
|
--- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h
|
|
+++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h
|
|
@@ -36,17 +36,16 @@ static const struct dpu_mdp_cfg sm8350_mdp = {
|
|
},
|
|
};
|
|
|
|
-/* FIXME: get rid of DPU_CTL_SPLIT_DISPLAY in favour of proper ACTIVE_CTL support */
|
|
static const struct dpu_ctl_cfg sm8350_ctl[] = {
|
|
{
|
|
.name = "ctl_0", .id = CTL_0,
|
|
.base = 0x15000, .len = 0x1e8,
|
|
- .features = BIT(DPU_CTL_SPLIT_DISPLAY) | CTL_SC7280_MASK,
|
|
+ .features = CTL_SC7280_MASK,
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),
|
|
}, {
|
|
.name = "ctl_1", .id = CTL_1,
|
|
.base = 0x16000, .len = 0x1e8,
|
|
- .features = BIT(DPU_CTL_SPLIT_DISPLAY) | CTL_SC7280_MASK,
|
|
+ .features = CTL_SC7280_MASK,
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10),
|
|
}, {
|
|
.name = "ctl_2", .id = CTL_2,
|
|
diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h
|
|
index 111111111111..222222222222 100644
|
|
--- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h
|
|
+++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h
|
|
@@ -36,17 +36,16 @@ static const struct dpu_mdp_cfg sc8280xp_mdp = {
|
|
},
|
|
};
|
|
|
|
-/* FIXME: get rid of DPU_CTL_SPLIT_DISPLAY in favour of proper ACTIVE_CTL support */
|
|
static const struct dpu_ctl_cfg sc8280xp_ctl[] = {
|
|
{
|
|
.name = "ctl_0", .id = CTL_0,
|
|
.base = 0x15000, .len = 0x204,
|
|
- .features = BIT(DPU_CTL_SPLIT_DISPLAY) | CTL_SC7280_MASK,
|
|
+ .features = CTL_SC7280_MASK,
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),
|
|
}, {
|
|
.name = "ctl_1", .id = CTL_1,
|
|
.base = 0x16000, .len = 0x204,
|
|
- .features = BIT(DPU_CTL_SPLIT_DISPLAY) | CTL_SC7280_MASK,
|
|
+ .features = CTL_SC7280_MASK,
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10),
|
|
}, {
|
|
.name = "ctl_2", .id = CTL_2,
|
|
diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h
|
|
index 111111111111..222222222222 100644
|
|
--- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h
|
|
+++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h
|
|
@@ -37,17 +37,16 @@ static const struct dpu_mdp_cfg sm8450_mdp = {
|
|
},
|
|
};
|
|
|
|
-/* FIXME: get rid of DPU_CTL_SPLIT_DISPLAY in favour of proper ACTIVE_CTL support */
|
|
static const struct dpu_ctl_cfg sm8450_ctl[] = {
|
|
{
|
|
.name = "ctl_0", .id = CTL_0,
|
|
.base = 0x15000, .len = 0x204,
|
|
- .features = BIT(DPU_CTL_SPLIT_DISPLAY) | CTL_SC7280_MASK,
|
|
+ .features = CTL_SC7280_MASK,
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),
|
|
}, {
|
|
.name = "ctl_1", .id = CTL_1,
|
|
.base = 0x16000, .len = 0x204,
|
|
- .features = BIT(DPU_CTL_SPLIT_DISPLAY) | CTL_SC7280_MASK,
|
|
+ .features = CTL_SC7280_MASK,
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10),
|
|
}, {
|
|
.name = "ctl_2", .id = CTL_2,
|
|
diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h
|
|
index 111111111111..222222222222 100644
|
|
--- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h
|
|
+++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h
|
|
@@ -28,17 +28,16 @@ static const struct dpu_mdp_cfg sm8550_mdp = {
|
|
},
|
|
};
|
|
|
|
-/* FIXME: get rid of DPU_CTL_SPLIT_DISPLAY in favour of proper ACTIVE_CTL support */
|
|
static const struct dpu_ctl_cfg sm8550_ctl[] = {
|
|
{
|
|
.name = "ctl_0", .id = CTL_0,
|
|
.base = 0x15000, .len = 0x290,
|
|
- .features = CTL_SM8550_MASK | BIT(DPU_CTL_SPLIT_DISPLAY),
|
|
+ .features = CTL_SM8550_MASK,
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),
|
|
}, {
|
|
.name = "ctl_1", .id = CTL_1,
|
|
.base = 0x16000, .len = 0x290,
|
|
- .features = CTL_SM8550_MASK | BIT(DPU_CTL_SPLIT_DISPLAY),
|
|
+ .features = CTL_SM8550_MASK,
|
|
.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10),
|
|
}, {
|
|
.name = "ctl_2", .id = CTL_2,
|
|
--
|
|
Armbian
|
|
|