mirror of
https://github.com/LibreELEC/LibreELEC.tv
synced 2025-09-24 19:46:01 +07:00
203 lines
7.2 KiB
Diff
203 lines
7.2 KiB
Diff
From 337495c081b07056d5de0133f6e3b6670acdf943 Mon Sep 17 00:00:00 2001
|
|
From: Sebastian Reichel <sebastian.reichel@collabora.com>
|
|
Date: Wed, 20 Aug 2025 19:40:47 +0200
|
|
Subject: [PATCH 042/113] FROMLIST(v2): thermal: rockchip: unify struct
|
|
rockchip_tsadc_chip format
|
|
|
|
Unify all chip descriptions to the version without any empty
|
|
lines.
|
|
|
|
Suggested-by: Heiko Stuebner <heiko@sntech.de>
|
|
Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com>
|
|
Reviewed-by: Heiko Stuebner <heiko@sntech.de>
|
|
Reviewed-by: Dragan Simic <dsimic@manjaro.org>
|
|
---
|
|
drivers/thermal/rockchip_thermal.c | 27 ---------------------------
|
|
1 file changed, 27 deletions(-)
|
|
|
|
diff --git a/drivers/thermal/rockchip_thermal.c b/drivers/thermal/rockchip_thermal.c
|
|
index 3beff9b6fac3..7b18a705dfad 100644
|
|
--- a/drivers/thermal/rockchip_thermal.c
|
|
+++ b/drivers/thermal/rockchip_thermal.c
|
|
@@ -1098,10 +1098,8 @@ static const struct rockchip_tsadc_chip px30_tsadc_data = {
|
|
/* cpu, gpu */
|
|
.chn_offset = 0,
|
|
.chn_num = 2, /* 2 channels for tsadc */
|
|
-
|
|
.tshut_mode = TSHUT_MODE_CRU, /* default TSHUT via CRU */
|
|
.tshut_temp = 95000,
|
|
-
|
|
.initialize = rk_tsadcv4_initialize,
|
|
.irq_ack = rk_tsadcv3_irq_ack,
|
|
.control = rk_tsadcv3_control,
|
|
@@ -1109,7 +1107,6 @@ static const struct rockchip_tsadc_chip px30_tsadc_data = {
|
|
.set_alarm_temp = rk_tsadcv2_alarm_temp,
|
|
.set_tshut_temp = rk_tsadcv2_tshut_temp,
|
|
.set_tshut_mode = rk_tsadcv2_tshut_mode,
|
|
-
|
|
.table = {
|
|
.id = rk3328_code_table,
|
|
.length = ARRAY_SIZE(rk3328_code_table),
|
|
@@ -1122,11 +1119,9 @@ static const struct rockchip_tsadc_chip rv1108_tsadc_data = {
|
|
/* cpu */
|
|
.chn_offset = 0,
|
|
.chn_num = 1, /* one channel for tsadc */
|
|
-
|
|
.tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
|
|
.tshut_polarity = TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */
|
|
.tshut_temp = 95000,
|
|
-
|
|
.initialize = rk_tsadcv2_initialize,
|
|
.irq_ack = rk_tsadcv3_irq_ack,
|
|
.control = rk_tsadcv3_control,
|
|
@@ -1134,7 +1129,6 @@ static const struct rockchip_tsadc_chip rv1108_tsadc_data = {
|
|
.set_alarm_temp = rk_tsadcv2_alarm_temp,
|
|
.set_tshut_temp = rk_tsadcv2_tshut_temp,
|
|
.set_tshut_mode = rk_tsadcv2_tshut_mode,
|
|
-
|
|
.table = {
|
|
.id = rv1108_table,
|
|
.length = ARRAY_SIZE(rv1108_table),
|
|
@@ -1147,11 +1141,9 @@ static const struct rockchip_tsadc_chip rk3228_tsadc_data = {
|
|
/* cpu */
|
|
.chn_offset = 0,
|
|
.chn_num = 1, /* one channel for tsadc */
|
|
-
|
|
.tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
|
|
.tshut_polarity = TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */
|
|
.tshut_temp = 95000,
|
|
-
|
|
.initialize = rk_tsadcv2_initialize,
|
|
.irq_ack = rk_tsadcv3_irq_ack,
|
|
.control = rk_tsadcv3_control,
|
|
@@ -1159,7 +1151,6 @@ static const struct rockchip_tsadc_chip rk3228_tsadc_data = {
|
|
.set_alarm_temp = rk_tsadcv2_alarm_temp,
|
|
.set_tshut_temp = rk_tsadcv2_tshut_temp,
|
|
.set_tshut_mode = rk_tsadcv2_tshut_mode,
|
|
-
|
|
.table = {
|
|
.id = rk3228_code_table,
|
|
.length = ARRAY_SIZE(rk3228_code_table),
|
|
@@ -1172,11 +1163,9 @@ static const struct rockchip_tsadc_chip rk3288_tsadc_data = {
|
|
/* cpu, gpu */
|
|
.chn_offset = 1,
|
|
.chn_num = 2, /* two channels for tsadc */
|
|
-
|
|
.tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
|
|
.tshut_polarity = TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */
|
|
.tshut_temp = 95000,
|
|
-
|
|
.initialize = rk_tsadcv2_initialize,
|
|
.irq_ack = rk_tsadcv2_irq_ack,
|
|
.control = rk_tsadcv2_control,
|
|
@@ -1184,7 +1173,6 @@ static const struct rockchip_tsadc_chip rk3288_tsadc_data = {
|
|
.set_alarm_temp = rk_tsadcv2_alarm_temp,
|
|
.set_tshut_temp = rk_tsadcv2_tshut_temp,
|
|
.set_tshut_mode = rk_tsadcv2_tshut_mode,
|
|
-
|
|
.table = {
|
|
.id = rk3288_code_table,
|
|
.length = ARRAY_SIZE(rk3288_code_table),
|
|
@@ -1197,10 +1185,8 @@ static const struct rockchip_tsadc_chip rk3328_tsadc_data = {
|
|
/* cpu */
|
|
.chn_offset = 0,
|
|
.chn_num = 1, /* one channels for tsadc */
|
|
-
|
|
.tshut_mode = TSHUT_MODE_CRU, /* default TSHUT via CRU */
|
|
.tshut_temp = 95000,
|
|
-
|
|
.initialize = rk_tsadcv2_initialize,
|
|
.irq_ack = rk_tsadcv3_irq_ack,
|
|
.control = rk_tsadcv3_control,
|
|
@@ -1208,7 +1194,6 @@ static const struct rockchip_tsadc_chip rk3328_tsadc_data = {
|
|
.set_alarm_temp = rk_tsadcv2_alarm_temp,
|
|
.set_tshut_temp = rk_tsadcv2_tshut_temp,
|
|
.set_tshut_mode = rk_tsadcv2_tshut_mode,
|
|
-
|
|
.table = {
|
|
.id = rk3328_code_table,
|
|
.length = ARRAY_SIZE(rk3328_code_table),
|
|
@@ -1221,11 +1206,9 @@ static const struct rockchip_tsadc_chip rk3366_tsadc_data = {
|
|
/* cpu, gpu */
|
|
.chn_offset = 0,
|
|
.chn_num = 2, /* two channels for tsadc */
|
|
-
|
|
.tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
|
|
.tshut_polarity = TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */
|
|
.tshut_temp = 95000,
|
|
-
|
|
.initialize = rk_tsadcv3_initialize,
|
|
.irq_ack = rk_tsadcv3_irq_ack,
|
|
.control = rk_tsadcv3_control,
|
|
@@ -1233,7 +1216,6 @@ static const struct rockchip_tsadc_chip rk3366_tsadc_data = {
|
|
.set_alarm_temp = rk_tsadcv2_alarm_temp,
|
|
.set_tshut_temp = rk_tsadcv2_tshut_temp,
|
|
.set_tshut_mode = rk_tsadcv2_tshut_mode,
|
|
-
|
|
.table = {
|
|
.id = rk3228_code_table,
|
|
.length = ARRAY_SIZE(rk3228_code_table),
|
|
@@ -1246,11 +1228,9 @@ static const struct rockchip_tsadc_chip rk3368_tsadc_data = {
|
|
/* cpu, gpu */
|
|
.chn_offset = 0,
|
|
.chn_num = 2, /* two channels for tsadc */
|
|
-
|
|
.tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
|
|
.tshut_polarity = TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */
|
|
.tshut_temp = 95000,
|
|
-
|
|
.initialize = rk_tsadcv2_initialize,
|
|
.irq_ack = rk_tsadcv2_irq_ack,
|
|
.control = rk_tsadcv2_control,
|
|
@@ -1258,7 +1238,6 @@ static const struct rockchip_tsadc_chip rk3368_tsadc_data = {
|
|
.set_alarm_temp = rk_tsadcv2_alarm_temp,
|
|
.set_tshut_temp = rk_tsadcv2_tshut_temp,
|
|
.set_tshut_mode = rk_tsadcv2_tshut_mode,
|
|
-
|
|
.table = {
|
|
.id = rk3368_code_table,
|
|
.length = ARRAY_SIZE(rk3368_code_table),
|
|
@@ -1271,11 +1250,9 @@ static const struct rockchip_tsadc_chip rk3399_tsadc_data = {
|
|
/* cpu, gpu */
|
|
.chn_offset = 0,
|
|
.chn_num = 2, /* two channels for tsadc */
|
|
-
|
|
.tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
|
|
.tshut_polarity = TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */
|
|
.tshut_temp = 95000,
|
|
-
|
|
.initialize = rk_tsadcv3_initialize,
|
|
.irq_ack = rk_tsadcv3_irq_ack,
|
|
.control = rk_tsadcv3_control,
|
|
@@ -1283,7 +1260,6 @@ static const struct rockchip_tsadc_chip rk3399_tsadc_data = {
|
|
.set_alarm_temp = rk_tsadcv2_alarm_temp,
|
|
.set_tshut_temp = rk_tsadcv2_tshut_temp,
|
|
.set_tshut_mode = rk_tsadcv2_tshut_mode,
|
|
-
|
|
.table = {
|
|
.id = rk3399_code_table,
|
|
.length = ARRAY_SIZE(rk3399_code_table),
|
|
@@ -1296,11 +1272,9 @@ static const struct rockchip_tsadc_chip rk3568_tsadc_data = {
|
|
/* cpu, gpu */
|
|
.chn_offset = 0,
|
|
.chn_num = 2, /* two channels for tsadc */
|
|
-
|
|
.tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
|
|
.tshut_polarity = TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */
|
|
.tshut_temp = 95000,
|
|
-
|
|
.initialize = rk_tsadcv7_initialize,
|
|
.irq_ack = rk_tsadcv3_irq_ack,
|
|
.control = rk_tsadcv3_control,
|
|
@@ -1308,7 +1282,6 @@ static const struct rockchip_tsadc_chip rk3568_tsadc_data = {
|
|
.set_alarm_temp = rk_tsadcv2_alarm_temp,
|
|
.set_tshut_temp = rk_tsadcv2_tshut_temp,
|
|
.set_tshut_mode = rk_tsadcv2_tshut_mode,
|
|
-
|
|
.table = {
|
|
.id = rk3568_code_table,
|
|
.length = ARRAY_SIZE(rk3568_code_table),
|
|
--
|
|
2.34.1
|
|
|