mirror of
https://github.com/LibreELEC/LibreELEC.tv
synced 2025-09-24 19:46:01 +07:00
92 lines
2.7 KiB
Diff
92 lines
2.7 KiB
Diff
From de13bf61677213530ae8ac7813efea3c6991525d Mon Sep 17 00:00:00 2001
|
|
From: Anand Moon <linux.amoon@gmail.com>
|
|
Date: Mon, 25 Aug 2025 12:21:41 +0530
|
|
Subject: [PATCH 12/54] FROMGIT(6.18): arm64: dts: amlogic: Add cache
|
|
information to the Amlogic GXBB and GXL SoC
|
|
|
|
As per S905 and S905X datasheet add missing cache information to
|
|
the Amlogic GXBB and GXL SoC.
|
|
|
|
- Each Cortex-A53 core has 32KB of L1 instruction cache available and
|
|
32KB of L1 data cache available.
|
|
- Along with 512KB Unified L2 cache.
|
|
|
|
Cache memory significantly reduces the time it takes for the CPU
|
|
to access data and instructions, leading to faster program execution
|
|
and overall system responsiveness.
|
|
|
|
Signed-off-by: Anand Moon <linux.amoon@gmail.com>
|
|
---
|
|
arch/arm64/boot/dts/amlogic/meson-gx.dtsi | 27 +++++++++++++++++++++++
|
|
1 file changed, 27 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/amlogic/meson-gx.dtsi b/arch/arm64/boot/dts/amlogic/meson-gx.dtsi
|
|
index 260628cf218e..1a7333c7da96 100644
|
|
--- a/arch/arm64/boot/dts/amlogic/meson-gx.dtsi
|
|
+++ b/arch/arm64/boot/dts/amlogic/meson-gx.dtsi
|
|
@@ -95,6 +95,12 @@ cpu0: cpu@0 {
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x0 0x0>;
|
|
enable-method = "psci";
|
|
+ d-cache-line-size = <32>;
|
|
+ d-cache-size = <0x8000>;
|
|
+ d-cache-sets = <32>;
|
|
+ i-cache-line-size = <32>;
|
|
+ i-cache-size = <0x8000>;
|
|
+ i-cache-sets = <32>;
|
|
next-level-cache = <&l2>;
|
|
clocks = <&scpi_dvfs 0>;
|
|
#cooling-cells = <2>;
|
|
@@ -105,6 +111,12 @@ cpu1: cpu@1 {
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x0 0x1>;
|
|
enable-method = "psci";
|
|
+ d-cache-line-size = <32>;
|
|
+ d-cache-size = <0x8000>;
|
|
+ d-cache-sets = <32>;
|
|
+ i-cache-line-size = <32>;
|
|
+ i-cache-size = <0x8000>;
|
|
+ i-cache-sets = <32>;
|
|
next-level-cache = <&l2>;
|
|
clocks = <&scpi_dvfs 0>;
|
|
#cooling-cells = <2>;
|
|
@@ -115,6 +127,12 @@ cpu2: cpu@2 {
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x0 0x2>;
|
|
enable-method = "psci";
|
|
+ d-cache-line-size = <32>;
|
|
+ d-cache-size = <0x8000>;
|
|
+ d-cache-sets = <32>;
|
|
+ i-cache-line-size = <32>;
|
|
+ i-cache-size = <0x8000>;
|
|
+ i-cache-sets = <32>;
|
|
next-level-cache = <&l2>;
|
|
clocks = <&scpi_dvfs 0>;
|
|
#cooling-cells = <2>;
|
|
@@ -125,6 +143,12 @@ cpu3: cpu@3 {
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x0 0x3>;
|
|
enable-method = "psci";
|
|
+ d-cache-line-size = <32>;
|
|
+ d-cache-size = <0x8000>;
|
|
+ d-cache-sets = <32>;
|
|
+ i-cache-line-size = <32>;
|
|
+ i-cache-size = <0x8000>;
|
|
+ i-cache-sets = <32>;
|
|
next-level-cache = <&l2>;
|
|
clocks = <&scpi_dvfs 0>;
|
|
#cooling-cells = <2>;
|
|
@@ -134,6 +158,9 @@ l2: l2-cache0 {
|
|
compatible = "cache";
|
|
cache-level = <2>;
|
|
cache-unified;
|
|
+ cache-size = <0x80000>; /* L2. 512 KB */
|
|
+ cache-line-size = <64>;
|
|
+ cache-sets = <512>;
|
|
};
|
|
};
|
|
|
|
--
|
|
2.34.1
|
|
|