mirror of
https://github.com/LibreELEC/LibreELEC.tv
synced 2025-09-24 19:46:01 +07:00
65 lines
2.8 KiB
Diff
65 lines
2.8 KiB
Diff
From 4a16f714180e2b7a63eda6e4bf0a8a9418f4d081 Mon Sep 17 00:00:00 2001
|
|
From: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
|
|
Date: Wed, 28 May 2025 13:35:01 +0300
|
|
Subject: [PATCH 084/110] FROMLIST(v4): phy: rockchip: samsung-hdptx: Fix
|
|
coding style alignment
|
|
|
|
Handle a bunch of reported checkpatch.pl complaints:
|
|
|
|
CHECK: Alignment should match open parenthesis
|
|
|
|
Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
|
|
---
|
|
drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c | 12 ++++++------
|
|
1 file changed, 6 insertions(+), 6 deletions(-)
|
|
|
|
diff --git a/drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c b/drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c
|
|
index 83ec892bd676..495427fc44b3 100644
|
|
--- a/drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c
|
|
+++ b/drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c
|
|
@@ -1657,11 +1657,11 @@ static void rk_hdptx_phy_set_voltage(struct rk_hdptx_phy *hdptx,
|
|
regmap_update_bits(hdptx->regmap, LANE_REG(030a) + offset,
|
|
LN_TX_JEQ_EVEN_CTRL_RBR_MASK,
|
|
FIELD_PREP(LN_TX_JEQ_EVEN_CTRL_RBR_MASK,
|
|
- ctrl->tx_jeq_even_ctrl));
|
|
+ ctrl->tx_jeq_even_ctrl));
|
|
regmap_update_bits(hdptx->regmap, LANE_REG(030c) + offset,
|
|
LN_TX_JEQ_ODD_CTRL_RBR_MASK,
|
|
FIELD_PREP(LN_TX_JEQ_ODD_CTRL_RBR_MASK,
|
|
- ctrl->tx_jeq_odd_ctrl));
|
|
+ ctrl->tx_jeq_odd_ctrl));
|
|
regmap_update_bits(hdptx->regmap, LANE_REG(0311) + offset,
|
|
LN_TX_SER_40BIT_EN_RBR_MASK,
|
|
FIELD_PREP(LN_TX_SER_40BIT_EN_RBR_MASK, 0x1));
|
|
@@ -1671,11 +1671,11 @@ static void rk_hdptx_phy_set_voltage(struct rk_hdptx_phy *hdptx,
|
|
regmap_update_bits(hdptx->regmap, LANE_REG(030b) + offset,
|
|
LN_TX_JEQ_EVEN_CTRL_HBR_MASK,
|
|
FIELD_PREP(LN_TX_JEQ_EVEN_CTRL_HBR_MASK,
|
|
- ctrl->tx_jeq_even_ctrl));
|
|
+ ctrl->tx_jeq_even_ctrl));
|
|
regmap_update_bits(hdptx->regmap, LANE_REG(030d) + offset,
|
|
LN_TX_JEQ_ODD_CTRL_HBR_MASK,
|
|
FIELD_PREP(LN_TX_JEQ_ODD_CTRL_HBR_MASK,
|
|
- ctrl->tx_jeq_odd_ctrl));
|
|
+ ctrl->tx_jeq_odd_ctrl));
|
|
regmap_update_bits(hdptx->regmap, LANE_REG(0311) + offset,
|
|
LN_TX_SER_40BIT_EN_HBR_MASK,
|
|
FIELD_PREP(LN_TX_SER_40BIT_EN_HBR_MASK, 0x1));
|
|
@@ -1686,11 +1686,11 @@ static void rk_hdptx_phy_set_voltage(struct rk_hdptx_phy *hdptx,
|
|
regmap_update_bits(hdptx->regmap, LANE_REG(030b) + offset,
|
|
LN_TX_JEQ_EVEN_CTRL_HBR2_MASK,
|
|
FIELD_PREP(LN_TX_JEQ_EVEN_CTRL_HBR2_MASK,
|
|
- ctrl->tx_jeq_even_ctrl));
|
|
+ ctrl->tx_jeq_even_ctrl));
|
|
regmap_update_bits(hdptx->regmap, LANE_REG(030d) + offset,
|
|
LN_TX_JEQ_ODD_CTRL_HBR2_MASK,
|
|
FIELD_PREP(LN_TX_JEQ_ODD_CTRL_HBR2_MASK,
|
|
- ctrl->tx_jeq_odd_ctrl));
|
|
+ ctrl->tx_jeq_odd_ctrl));
|
|
regmap_update_bits(hdptx->regmap, LANE_REG(0311) + offset,
|
|
LN_TX_SER_40BIT_EN_HBR2_MASK,
|
|
FIELD_PREP(LN_TX_SER_40BIT_EN_HBR2_MASK, 0x1));
|
|
--
|
|
2.34.1
|
|
|