mirror of
https://github.com/LibreELEC/LibreELEC.tv
synced 2025-09-24 19:46:01 +07:00
95 lines
2.0 KiB
Diff
95 lines
2.0 KiB
Diff
From 0d402d84d1e3afb656d6261fa53bf877c14aa996 Mon Sep 17 00:00:00 2001
|
|
From: Maud Spierings <maud_spierings@hotmail.com>
|
|
Date: Sat, 23 Aug 2025 14:43:52 +0200
|
|
Subject: [PATCH 021/110] FROMGIT(6.18): arm64: dts: rockchip: Enable the NPU
|
|
on the orangepi 5 boards
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
Enable the NPU and the PMIC that powers it.
|
|
|
|
Signed-off-by: Maud Spierings <maud_spierings@hotmail.com>
|
|
Reviewed-by: Ondřej Jirman <megi@xff.cz>
|
|
---
|
|
.../boot/dts/rockchip/rk3588-orangepi-5.dtsi | 56 +++++++++++++++++++
|
|
1 file changed, 56 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3588-orangepi-5.dtsi b/arch/arm64/boot/dts/rockchip/rk3588-orangepi-5.dtsi
|
|
index 8a8f3b26754d..3bceee948458 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3588-orangepi-5.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3588-orangepi-5.dtsi
|
|
@@ -258,6 +258,28 @@ regulator-state-mem {
|
|
};
|
|
};
|
|
|
|
+&i2c1 {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&i2c1m2_xfer>;
|
|
+ status = "okay";
|
|
+
|
|
+ vdd_npu_s0: regulator@42 {
|
|
+ compatible = "rockchip,rk8602";
|
|
+ reg = <0x42>;
|
|
+ fcs,suspend-voltage-selector = <1>;
|
|
+ regulator-name = "vdd_npu_s0";
|
|
+ regulator-boot-on;
|
|
+ regulator-min-microvolt = <550000>;
|
|
+ regulator-max-microvolt = <950000>;
|
|
+ regulator-ramp-delay = <2300>;
|
|
+ vin-supply = <&vcc5v0_sys>;
|
|
+
|
|
+ regulator-state-mem {
|
|
+ regulator-off-in-suspend;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
&i2c6 {
|
|
clock-frequency = <400000>;
|
|
status = "okay";
|
|
@@ -352,6 +374,40 @@ &pd_gpu {
|
|
domain-supply = <&vdd_gpu_s0>;
|
|
};
|
|
|
|
+&pd_npu {
|
|
+ domain-supply = <&vdd_npu_s0>;
|
|
+};
|
|
+
|
|
+&rknn_core_0 {
|
|
+ npu-supply = <&vdd_npu_s0>;
|
|
+ sram-supply = <&vdd_npu_s0>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&rknn_core_1 {
|
|
+ npu-supply = <&vdd_npu_s0>;
|
|
+ sram-supply = <&vdd_npu_s0>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&rknn_core_2 {
|
|
+ npu-supply = <&vdd_npu_s0>;
|
|
+ sram-supply = <&vdd_npu_s0>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&rknn_mmu_0 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&rknn_mmu_1 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&rknn_mmu_2 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
&saradc {
|
|
vref-supply = <&vcc_1v8_s0>;
|
|
status = "okay";
|
|
--
|
|
2.34.1
|
|
|